Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
millikens capless ldo
jt_rf, for your question, maybe the only way to fit the tight spec is to increase the loop transient response, but it always means to increase Iq, for low Iq LDOs, it is very tough tasks to have fast response.
For example, 100uA for a 5mA loaded LDO sounds reasonable...
of course the effiency is the higher, the better. the problem is, in some applications, you are not possilbe to acchieve 98%, even 90%. so, talking about this issue without the application is none-sense.
A design problem
the rail is relative, in other words, you can connect the input of the opamp to 0.5 Vcc, then it's OK to assume that the opamp uses "negative rail" of 0.
it's possible, but, if you run the simulations under corner, be careful, some cases, the performance will be quite bad if you need good transient performance, good accuracy, quick start-up,etc. You know, with low supply, some fets will work abnormally.
improve transient response of ldo
LDO for RF circuit, the external cap may be a must, you know, without the cap, the psrr would be quite bad. this is important.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
