Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by diag

  1. D

    installing matlab in ubuntu 8.10!!!!! help

    ubuntu matlab Java problem ..to follow matlab OS requirement , that's a better soluation for everyone .
  2. D

    compile_ultra options??

    compile_ultra -retime of cuz . replace for DFT .
  3. D

    HOW to transfer VCD to WGL format

    wgl to vcd conveter Anything update ?
  4. D

    synthesis using cadence

    cadence verilog synthesis i think so .
  5. D

    PLease Vote: Electronics Engineer Vs Computer Engineer

    EE is better than CS in China.
  6. D

    How to use awk command in Perl?

    Perl code donot understand, why invoke the awk in perl script ? perl can do everything what awk can .
  7. D

    Information about the DFM flow

    DFM sorry , man. i have a little yield diagnostics knowledge . I don't follow your DFM flow .
  8. D

    Cadence on BSD-based kernel

    you can installed on BSD OS, if EDA vendor release tools for SOLARISX86 platform .
  9. D

    IC610 on Mandriva 2007

    ic610 badwindow i donot think so . that's a X11 or GNOME environemt configure issue .
  10. D

    Information about the DFM flow

    DFM you meaning Yeild diag ?
  11. D

    How the gate count of a design is determined?

    how to compute area from equivalent gate count Because Design Compiler doesn't derive any area units, the number reported by report_area is actually the sum of the area attribute attached to cells in the technology library. Basically, you have to ask the vendor what the area units mean. For...
  12. D

    Difference b/w Test chip and normal chip

    maybe difference is production or not . correct me if i am wrong .
  13. D

    Explanation pf TMAX chain test options

    chain test ? that's right . in fact tmax dump out scan_chain test pattern by default . TMAX generate sacn_chain test parrent only for debug if you suspect you have scan chian failed .
  14. D

    Need urgently handbook for VCS-MX, SoC Encounter, PrimeTime

    did you got anything your want ?
  15. D

    Explanation pf TMAX chain test options

    chain test ? Below are TMAX chain test options , anyone know which one to be select ? and why ? HAin_test <OFf | 0011 | 0101 | 1000 | 0111 | <string>> OFf - Do not generate pattern. 0011 - (Default) Generate a repeating pattern of 0011... 0101 - Generate a repeating pattern of 01... 1000...
See more

Part and Inventory Search

Back
Top