Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Now i am reading some ip's rtl code, i found that both asynchronous and synchronous reset are used in this module. Is the good coding style?
What should I take care about in designing these asynchronous and synchronous mixed module?
ftp.synopsys.com pub
hello, ee171, are you sure the path: ftp.synopsys.com/pub/${NAMEOFTHECOURSE}/
is correct? I can find what you listed through this path.
hardware divider
Who have designed the high speed divider in FPGA or ASIC? Can you give me some examples or papers? I want to design a high speed 16-bit integer divider which will be used in the processor.
FPGA PCI development
I have design a PCI card which can work with Intel 845 chip mainboard, and i write the driver with Driver Studio 3.2.
By the way, Do the pci core from opencores can work perfectly?
The following is about the ASIC design flow:
Design Specification-->Design Partition-->Design Entry:Verilog Behavioral Modeling-->Simulation/
Functional Verification-->Design Integration and Verification-->Presynchesis Sign-Off-->Synthesize and Map Gate-Level Netlist-->Postsynthesis Design...
Pin to Pin delay!!!
Pin tio Pin delay related with the chips which you used, the logic in the chip and the founction you
will realize. So different designs have different pin
to pin delays.
This book in the amazon book store is marked with 4 stars, So it is a good book, I think. Especially the discuss about CPU and DSP design in the book is very usefully.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
