Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by denguyen

  1. D

    I can't find Extract_parasitic_caps section in Cadence Virtuoso 6.1.0

    Re: Parasitic caps Hi, Maybe there isn't extraction file for parasitic value in your Rules Library.
  2. D

    Post Layout Simulation (Back-annotation) - Cadence Spectre

    Re: Post Layout Simulation (Back-annotation) - Cadence Spect Hi acey80, Could you tell me how to extract parasitic values in Diva (Cadence) Thanks and Best Regards,
  3. D

    Problem with parasitic caps extraction

    Thank you very much for your attention, "there is no set switches that appear when click set switches button in Extractor window in order to choose "Extracting_parasitic_caps". It means when I click the Set Switches button, nothing appears at all. (The manual say that, when clicking the Set...
See more

Part and Inventory Search

Back
Top