Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

I can't find Extract_parasitic_caps section in Cadence Virtuoso 6.1.0

Status
Not open for further replies.

Shlapenka

Member level 1
Joined
Nov 13, 2009
Messages
34
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Lithuania
Activity points
1,528
Parasitic caps

Hi everyone,

When i wan to do layout extraction with parasitic caps i am having a problem.

I go to Verify>Extract... Then i choose Set Switches and in there suposed to be Extract_parasitic_caps selection, but there is no such thing! Only MergePinAndNet (provided a image below). So how do i extract parasitic caps? I am using Cadence Virtuoso IC 6.1.0 and gpdk090v4.4 library. Thank you for your help!

**broken link removed**
 

Parasitic caps

Use Cadence QRC to perform extraction. Diva has been extinct for some time.
 

Re: Parasitic caps

might sound silly but where do i find QRC? not sure i have this...
 

Re: Parasitic caps

Hi,

Maybe there isn't extraction file for parasitic value in your Rules Library.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top