Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by chiguoquan

  1. C

    GCLK pin position information?(new to FPGA)

    Read its datasheet and you will get what you want.
  2. C

    Question about PENABLE signal in APB bridge

    apb penable without psel I understand what you said. I am just confused when I encounter this message: OVL_ERROR : ASSERT_NEVER : QVL_APB_VIOLATION : The PENABLE signal should not be high when PSELx is low : Test expression is not FALSE : severity 1 : time 340 ns ...
  3. C

    Question about PENABLE signal in APB bridge

    The AMBA specification said that the apb bridge generates one PSELx signal for each slave,and all the slaves share the same PENABLE signal. But the apb monitor in QuesteSim has the folowing assertion: APB_05: The PENABLE signal should not be high when PSELx is low. How can this assertion...
  4. C

    The timing in a latch based design

    Re: Latch based design do you mean replacing all flip flops with latches,and replacing a single clock with two non-overlaping clocks?This technology is not widely used now.
  5. C

    How to use $setup,$hold and $width system tasks in verilog??

    $setup verilog use them like this(specify block is located between module and endmodule) specify specparam tIFCLK=20.83, tSRD=12.7, tRDH=3.7, tSWR=12.1, tWRH=3.6, tSFD=3.2, tFDH=4.5, tSFA=25, tFAH=10...
  6. C

    A question about AMBA AHB

    In a burst transfer who is responsible for increasing the address？The master or the slave? Should the slave read the address from the haddr input on every clock cycles,or read the address only when htrans=NONSEQ and increase it according to hsize and hburst? Thanks
  7. C

    Problem with gain boosting

    maybe your additional amplifier's DC current is smaller than the specification limited by the bandwidth.
  8. C

    IC Test Engineer? is it a good career path?

    best ic design company to begin career I am also puzzled by the question,a job chance to working in the testing and development department in Freescale Semi or a Mix-signal design engineer in some design house?
  9. C

    How to define a second order system?

    second order system You two say the same thing,just in the different style.
  10. C

    difference between vpulse and vpwl voltage sources

    Vpwl and vpulse have more specific node information than the vsource,so i often use vpwl and vpulse in the tran simulation
  11. C

    different clock domain

    Three ways: 1) synchronizer .Only for one bit signal. 2) req/ack communication. 3) asynchronous FIFO.
  12. C

    how to start with linux???

    The best way is try to do everything that is done in Windows in Linux.
  13. C

    linux for pentium 1 100 mhz

    You can try Debian+IceWM.
  14. C

    Environment Variables

    Did you mean you did not know how to set variables such as 'link_library' ? They are fully explained in Synopsys's documents. If you did not understand variables such as PATH ,you should learn a bit more about Unix/Linux.
  15. C

    Suggest me Linux OS for embedded software engineer

    Re: new to linux I think it is a very old distribution,and it is a bad choice for someone who is new to Linux.
See more

Part and Inventory Search

Back
Top