Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi folks
i getting hdl synthesis error but i get expected results
xilinx version 10.1 ise simulator
i want to write vhdl behavioral code for 7495 shift register with operation
syntax correct
but following error in synthesis
and by code is
--------
library IEEE;
use...
hi
plz help
when i synthesis vhdl
the following warnings occurs
Loading device for application Rf_Device from file '4vfx12.nph' in environment C:\Xilinx.
WARNING:Xst:2170 - Unit rc5round : the following signal(s) form a combinatorial loop: rc5round_ao<15>_cyo, ao<32>, rc5round_ao<30>_cyo...
Hey Folks,
plz
Need a little help here with my VHDL code.
I'm new to VHDL so please bear with me.
I'm getting the following Error messages for my code posted below. (I'm using the xilinx 8.1.03i and modelsim )
ERROR:HDLParsers:164 - "C:/Xilinx/rcc3/fgh/rc5final.vhd" Line 41. parse error...
Hey Folks,
plz
Need a little help here with my VHDL code.
I'm new to VHDL so please bear with me.
I'm getting the following Error messages for my code posted below. (I'm using the xilinx 8.1.03i and modelsim )
ERROR:HDLParsers:164 - "C:/Xilinx/rcc3/fgh/test.vhd" Line 81. parse error...
hi
plz help
when i synthesis vhdl
the following warnings occurs
WARNING:Xst:2170 - Unit rc5round : the following signal(s) form a combinatorial loop: rc5round_ao<8>_cyo, ao<17>, c1/N27, m2<17>, rc5round_ao<5>_cyo, rc5round_ao<12>_cyo, rc5round_ao<1>_cyo, rc5round_ao<4>_cyo, m3<0>...
ya i get it
when i synthisis following warring occurs
WARNING:Xst:819 - "C:/Xilinx/rcc2/fg/rc5round.vhd" line 55: The following signals are missing in the process sensitivity list:
WARNING:Xst:819 - "C:/Xilinx/rcc2/fg/mux2b1.vhd" line 18: The following signals are missing in the process...
plz
Need a little help here with my VHDL code.
I'm new to VHDL so please bear with me.
I'm getting the following Error messages for my code posted below. (I'm using the xilinx 8.1.03i and modelsim )
When I run check syntax, the following is displayed
eRROR:HDLParsers:164 -...
Hey Folks,
plz
Need a little help here with my VHDL code.
I'm new to VHDL so please bear with me.
I'm getting the following Error messages for my code posted below. (I'm using the xilinx 8.1.03i and modelsim )
When I run check syntax, the following is displayed:
Compiling vhdl file...
plz
check this code
this give no errors on xilinx but results showing uuuuuu or xxxxxx
THIS IS TEST BENCH OF A PROGRAM DECRYPTION
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use STD.TEXTIO.all;
use IEEE.STD_LOGIC_TEXTIO.all;
entity RC5_DECRYPT_TB is
generic ( T : time := 10...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.