Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by baichi

  1. B

    Serdes design, need IEEE paper help

    Hi, guys, I am doing 10G Serdes circuit design stuffs, I need some IEEE paper, thank you so much. (1)Design and verification of multi-gigabit transmission channels using equalization techniques (2) A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization (3)Clock Recovery...
  2. B

    sorry dont like it

    better than before,especially the search part
  3. B

    High Speed Serdes Devices and Applications

    this book is very useful
  4. B

    basic circuit block in pll or clock generator

    hi AdvaRes, at very beginning, I thougt it was VCO, but now, I think maybe it's a CML mode divider using in PLL. each block is a D filp-flop. I am not very sure. Added after 5 minutes: I say it is not a VCO for the reason that we have already recognized our VCO in our system. we use LC-VCO...
  5. B

    basic circuit block in pll or clock generator

    Actually, this structure is a kind of top new tech now, I do my IC design engineer job for 4 years and I havn't seen it before. I will appreciate you guys help.
  6. B

    basic circuit block in pll or clock generator

    Hi all, the attach is a basic circuit block using in pll or clock generator, maybe it's a osillator or latch or whatever, the problem is I don't know the exact detail of this circuit.If anyone knows the solution please help me . regards
  7. B

    Help me solve Cadence error: undefined function - C035a_mosDisplay

    cadence error i have the same error with you, i think barath_87 is right, but would you please tell us how to solve it.
  8. B

    mismatch in the tech file libraray and the model file

    Hi all, I am trying to run a hspice file, but error exists in output log file: **error** no definition for 402:eval it was called by 402:opdist **error** unknown function definition for eval it was called by 402:opdist the source of error is: opdist =...
  9. B

    Assura can not be started

    i have the same question
  10. B

    Error running Assura for DRC check

    i have the same question and don't know how to solve it.
  11. B

    hspice simulation environment: eval problem

    Hi all, I am trying to run a hspice file, but error exists in output log file: **error** no definition for 402:eval it was called by 402:opdist **error** unknown function definition for eval it was called by 402:opdist the source of error is: opdist =...
  12. B

    serdes design problem - request for resources

    serdes design problem could someone give me some advises or some study material about serdes, Iam a beginning of this and really feel confused now, thank you very much.
  13. B

    sar adc, need help with IEEE paper

    could someone attach the following IEEE paper for me , thank you very much. A.Rossi and G. Fucili, “Nonredundant successive approximation register for A/D converters,” Electronics letters, Vol.32, No.12, 6th June 1996. James L. McCreary, “Matching Properties, and Voltage and Temperature...
See more

Part and Inventory Search

Back
Top