Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Araxnid

  1. A

    OFDM IFFT block, serial to parallel converter

    I'm working under OFDM system model and encounterd some problems with understaning how IFFT block working in transmitter. So, right now i'm sending N bits (lets assume, 128) to QPSK block. After it i have 32 real and 32 complex coefficients. Next im need to implement serial to parallel...
  2. A

    FTDI usb -> Matlab & Simulink

    I'm working on a project where i'm need to display the data through USB to Matlab. For example, to use an oscilloscope. Or data acquisition toolbox. For example, to connect the ADC data received and transmitted via USB as an analog channel in simulink I read the documentation, but did not...
  3. A

    SPI interface - problem with parallel to serial converter (verilog)

    Oooh, i didnt notice difference between OTPUT and OUTPUT, thanks!! And yes, now i think its bad idea to use nededge in design, thanks again!
  4. A

    SPI interface - problem with parallel to serial converter (verilog)

    Sorry, but i cant find any differences..
  5. A

    SPI interface - problem with parallel to serial converter (verilog)

    Hello everyone. I was working with spi module and encoutered some problem - My code - SPI module(it's not finished yet): module ParallelToSerial( input CLK, input [15:0]par_INPUT, input enable, output ser_OUTPUT, output SCLK, output CS ); reg [15:0]load; reg...
  6. A

    Inout verilog port and testbench

    Ok, i find my trouble - i didnt write anything to reg RX_START, so it was X from the simulation start and everything goes bad :( .I wrote zero to it and all go OK! Sorry for trouble, and thanks for answering
  7. A

    Inout verilog port and testbench

    Hello, can someone help me with simulating my module, i read some topics here about this problem, but still cant understand how to use inout port in right way. So i have a main module with USB_DATA inout type inout [7:0]USB_DATA; then, i use assign USB_DATA = RX_START ? Q : 8'bZ; RX_START -...
  8. A

    [SOLVED] STM32f4 Discovery and IAR: template project\workspace

    Oh, thank you, man this really help me! Big, big thank!
  9. A

    [SOLVED] STM32f4 Discovery and IAR: template project\workspace

    Yeah, i check every option in my project with example project. Im attach myproject file, but without standart stm libraries (too big for forum i think) Maybe this will help :( And why all templates from stm going with some stm32_eval files? Really, this is just templates, why the hell they put...
  10. A

    [SOLVED] STM32f4 Discovery and IAR: template project\workspace

    Ok, hm, i think you missunderstand me. Im creating project and workspace with all options like in examples(preprocess, linker and etc), im adding all .. er.. "standart" files from examples, but when im try to launch my firmware with my main function, its downloading without errors and then...
  11. A

    [SOLVED] STM32f4 Discovery and IAR: template project\workspace

    Hello everyone, so i was working with discovery board via IAR ide. Everything worked perfect, but now i'm trying to create new project( want to understand how to build smh from white list). Im adding all libraries that was in examples, all files and etc, but when im start to write my firmwire...
See more

Part and Inventory Search

Back
Top