Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by amit.31

  1. A

    Why first NMOS device was fabricatd nearly a decade after PMOS fabrication?

    Hi all What took so long that first NMOS device was fabricated after nearly a decade of PMOS fabrication? Since it just need to reverse the source and substrate region.
  2. A

    Aluminium as a dopant atom in Silicon

    Hi all What could be the reason for not using Aluminium as a dopant atom in Silicon, although it has also three valence electrons?
  3. A

    Frequency Compensation?

    hi everyone How can we define frequency compensation in simple words? Thanks in advance.
  4. A

    [SOLVED] Range of telescopic,folded cascode, two stage and gain boosted operational amplifiers

    Hi everyone What is the range of Gain, Output Swing, Speed, Power dissipation and Noise in Telescopic, Folded Cascode, Two Stage and Gain Boosted topologies of operational amplifiers? or suggest me where to find there ranges. its very urgent. kindly reply to this post. Thanks in advance.
  5. A

    Doubt regarding cascading.

    Hello Bhav Sir Thanks for replying. Actualy, I further want to increase the gain more than 80dB. So i want to cascade the 2stage Opamp with itself. I have already designed the single ended two stage Opamp (gain>80dB) whose circuit diagram file is attached at bottom. But i am thinking how should...
  6. A

    Doubt regarding cascading.

    Hi all I have a doubt regarding cascading of two stage opamp. If we have designed a High gain(> 80dB) two stage opamp, then what is the need of cascading it further. Thanks in advance
  7. A

    Doubt regarding considering the value of Slew Rate.

    Thanks a lot godfreyl sir But when i take SR = 10 (instead of 5) in different equations, my results for various (W/L)'s are coming almost same to the given (W/L)'s only with slight variations. So, that's why i am a bit confused like which SR value should i consider for finding the W/L's.
  8. A

    Doubt regarding considering the value of Slew Rate.

    Hi While designing a 2-stage opamp, few specifications are to be known beforehand. One of those specifications is "Slew Rate". For instance for calculating (W/L)1,2 = (wu^2*Cc)/(un*Cox*SR);where wu=unity gain bandwidth, Cc=Coupling capacitor, un=mobility Cox= Oxide cap & SR = Slew rate. Let...
  9. A

    Netlist report error in Mentor Design capture

    Hello san may be you didn't set your library path correctly. Or you check whether you have correctly set you home directory or not. good luck.
  10. A

    Where to download Mentor's IC Flow/ICstation for Linux

    Hello saurabh Mentor Graphics is a paid software for IC design. So you have to get its license and i think to the best of my knowledge, it is not available on the net for free anywhere. Good luck.
  11. A

    Doubt regarding digital filter.

    Thanks Thylacine. So, does this mean that the digital filter only concern about the signal frequency and will not bother about the sampling frequency ( or sampling rate) ?
  12. A

    Doubt regarding digital filter.

    Hi all I have a doubt regarding digital filter. If the input signal is of bandwidth 20KHz and if it is sampled at a rate of 320ksps.The bandwidth of the digital filter is 0- 20 KHz. Now my doubt is , when the sampled signal is passed through the digital filter then, will the input signal...
  13. A

    Designing of Sigma Delta ADC

    Hi I want to study some good books for designing Sigma Delta ADC's. It would be really nice of you if you could suggest me some good ones. Main part of the problem is like how to decide its order and its oversampling rate. So, please show me some direction. Thanks a lot in advance.
  14. A

    [SOLVED] Analog to Digital Converter

    Hi sir, After studying and analysing a lot about theses two ADCs ,i have chosen DS ADC to start work with due to its innate advantages over SAR ADC for my requirements(low sampling rate(40ksps) & medium resolution(12 bits)). Now i m heading towards the architecture like i believe that higher...
  15. A

    Relation between sampling & resolution

    Hello Sir, Which link sir?

Part and Inventory Search

Back
Top