Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by alchemist1

  1. A

    Register Banks in RTL

    Hi Guys, I have an issue. the reg banks are getting spread all over the block and because of that i get congestion as well as timing violations. How best can we implement the reg banks in physical design to minimize congestion ? Thanks..................
  2. A

    Register Banks in RTL

    Hi All, Why are register banks used in RTL when it can be a memory. Also wat are difficulties in converting a reg bank to memory.
  3. A

    The minimum settings for reducing insertion delay in a block

    Hi , What are the minimum settings that should be done to reduce insertion delay in a block. Thanks in advance........................
  4. A

    URGENT : Power consumption of a NAND2X in a design

    HI Everybody, How do i calculate the power consumed by a single NAND2X gate in a design in a synopsys tool. for eg i have compiled a design in Design compiler and it has 100 gates and it contains 10 instances of NAND2X gate. I want to know the power consumption value of...
  5. A

    Electromigration Fixing in Magma

    electromigration (em) fixing Hi , How do we fix the electron migration violations in magma. what are the inputs needed to be given for this check and how do we analyze it and solve it? Cheers..................
  6. A

    Multi vt flow in ic compiler

    svt hvt mvt Hi , I have synthesised a design using mvt libraries in dc, wat is the procedure and steps i need to follow to implement multi vt flow in ic compiler. Thanks
  7. A

    can anyone share the Open silicon interview questions?

    open silicon interview questions hi , can anyone share the Open silicon interview questions. Thanks
  8. A

    Doubt in Logical Library - cell_rise, rise_transition, ..

    logical library Hi , Wat is the difference between cell_rise, rise_transition, cell_fall, fall_transition which are present in the logical library (.lib ). Thanks
  9. A

    MAGMA BLAST FUSION Question

    hi, sometimes we ge routability and magma sub menus in the model browser window when we are doing physical design using magma. wat are they? thanks
  10. A

    How to export the output of "data list model_pin $m" to a file in Magma M-TCL?

    How to export the output of "data list model_pin $m" to a file in Magma M-TCL? hi, I am using Magma Blast Fusion. i want to export the output of "data list model_pin $m" to a file. how do i do it Thankz
  11. A

    MAGMA BLAST FUSION!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

    Hi, Can someone provide the tool related questions asked in interviews about Magma Blast Fusion........... thankz
  12. A

    How to use TCL Scripting with examples?

    Hi everyone, How to find out a whether a number is a prime no using tcl scripting How to find out gcd of two numbers using tcl How to find out the day given a date using tcl Also where i find more tcl examples on the net Thanks
  13. A

    Information about MAGMA CTS commands

    Re: MAGMA CTS hi aravind, when we do cts in magma we do skew optimization by running run gate clock $m -weight skew run gate clock $m -weight slack run gate clock $m -weight ideal...
  14. A

    Magma Clock Shielding (Urgent)

    Hi, Hw do i shield nets in MAGMA. How do i use rule nondefault command to create a shielding rule. How do i view the shielded nets in MAGMA Blast Fusion? thankz
  15. A

    Information about MAGMA CTS commands

    Hi , When we use "run gate clock $m $l -weight option" more than once with different modes, hw do we ensure that the second pass does not undo the work from the first pass? thankz
See more

Part and Inventory Search

Back
Top