1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    95,084
Page 101 of 729 FirstFirst ... 51 91 99 100 101 102 103 111 151 201 601 ... LastLast
Threads 3001 to 3030 of 21841

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Closed: what's wrong with my division function?

    Started by shaiko, 24th August 2014 10:22
    • Replies: 4
    • Views: 611
    24th August 2014, 14:00 Go to last post
  2. [SOLVED]Closed: How to synthesis files taken from Vivado hls

    Started by achaleus, 21st August 2014 12:36
    • Replies: 4
    • Views: 2,588
    23rd August 2014, 10:52 Go to last post
  3. Closed: error- illegal reference to net

    Started by swat123, 22nd August 2014 07:39
    • Replies: 3
    • Views: 2,360
    22nd August 2014, 17:12 Go to last post
  4. Closed: Latest version of gal22v10

    Started by kiraneee227, 21st August 2014 11:57
    • Replies: 7
    • Views: 601
    22nd August 2014, 16:38 Go to last post
  5. Closed: Error in SDK: "make: *** No rule to make target"

    Started by mahound, 22nd August 2014 16:06
    • Replies: 0
    • Views: 683
    22nd August 2014, 16:06 Go to last post
  6. Closed: Will FPGA takes real time speech signal as input?

    Started by Y.SAI SARASWATHI, 20th August 2014 16:10
    • Replies: 11
    • Views: 808
    22nd August 2014, 14:56 Go to last post
  7. Closed: Simple multi-input direction circuit

    Started by Jscheel66, 14th August 2014 15:29
    • Replies: 16
    • Views: 985
    22nd August 2014, 13:45 Go to last post
  8. Closed: Writing data from memory into a text file

    Started by Gayathrirani, 20th August 2014 07:09
    • Replies: 8
    • Views: 853
    22nd August 2014, 07:04 Go to last post
  9. Closed: verilog mod3 counter query on assign statements

    Started by strangesiva, 20th August 2014 09:28
    • Replies: 3
    • Views: 846
    21st August 2014, 21:20 Go to last post
    • Replies: 1
    • Views: 651
    21st August 2014, 18:42 Go to last post
    • Replies: 17
    • Views: 6,372
    21st August 2014, 14:13 Go to last post
  10. Closed: FFT based filter from Open Core!!

    Started by h_rafii, 20th August 2014 11:06
    • Replies: 6
    • Views: 733
    21st August 2014, 08:37 Go to last post
  11. Closed: vhdl process values of signals

    Started by bob2987, 20th August 2014 15:13
    • Replies: 5
    • Views: 522
    21st August 2014, 05:28 Go to last post
  12. Closed: verification environment in vhdl

    Started by kranthi_vlsi, 20th August 2014 13:40
    • Replies: 2
    • Views: 413
    20th August 2014, 15:19 Go to last post
  13. Closed: use of gates in cells of fpga

    Started by priyankadarkunde, 20th August 2014 11:35
    • Replies: 1
    • Views: 429
    20th August 2014, 13:15 Go to last post
    • Replies: 6
    • Views: 853
    20th August 2014, 11:32 Go to last post
  14. Closed: Image file read/write in verilog/system verilog

    Started by rockgarden333, 20th August 2014 08:06
    • Replies: 0
    • Views: 1,516
    20th August 2014, 08:06 Go to last post
    • Replies: 3
    • Views: 2,421
    20th August 2014, 06:20 Go to last post
    • Replies: 7
    • Views: 1,149
    19th August 2014, 22:20 Go to last post
  15. Closed: vhdl code for dividing two number

    Started by mina.nms, 10th August 2014 17:21
    • Replies: 3
    • Views: 815
    19th August 2014, 16:30 Go to last post
  16. [SOLVED]Closed: right shift operation in verilog

    Started by dipin, 14th August 2014 12:22
    • Replies: 6
    • Views: 999
    19th August 2014, 09:04 Go to last post
    • Replies: 3
    • Views: 2,823
    18th August 2014, 23:45 Go to last post
    • Replies: 1
    • Views: 2,500
    18th August 2014, 11:45 Go to last post
  17. Closed: process an input signal pulse and display results

    Started by crazy-igzp, 18th August 2014 02:30
    • Replies: 1
    • Views: 537
    18th August 2014, 08:05 Go to last post
  18. Closed: std_logic_vector and signed/ unsigned mapping

    Started by rameshrai, 17th August 2014 12:25
    • Replies: 6
    • Views: 751
    17th August 2014, 16:08 Go to last post
    • Replies: 0
    • Views: 562
    17th August 2014, 15:11 Go to last post
  19. [SOLVED]Closed: 'state is unconnected in block' verilog code error

    Started by arishsu, 17th August 2014 03:22
    • Replies: 2
    • Views: 1,580
    17th August 2014, 13:51 Go to last post
  20. Closed: modelsim and aldec active hdl

    Started by rameshrai, 16th August 2014 06:39
    • Replies: 10
    • Views: 967
    17th August 2014, 11:40 Go to last post
  21. Closed: driving clocking block signals in system verilog

    Started by vdeepakvlsi, 16th August 2014 08:21
    • Replies: 2
    • Views: 525
    16th August 2014, 09:40 Go to last post
  22. Closed: difference between FPGA and PLC

    Started by venkat25, 11th February 2009 07:43
    • Replies: 5
    • Views: 16,507
    16th August 2014, 01:35 Go to last post