Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Zero voltage switching in CFL ballast half-bridge

Status
Not open for further replies.

eem2am

Banned
Joined
Jun 22, 2008
Messages
1,179
Helped
37
Reputation
74
Reaction score
24
Trophy points
1,318
Activity points
0
hello

please can you tell me how the circuit on page four of this.....

http://www.irf.com/technical-info/refdesigns/irplcfl5e.pdf

...manages to give zero voltage switching (ZVS) of the two mosfets?

is it due to the capacitor "CDC" which acts with the inductor "LRES" to make the bridge node (node between fets) slew such as to make the respective fet Drain-Source voltage go to zero before the fet is switched ON?
 

CDC, as the name suggests, is for DC blocking purposes, while the considerable smaller CRES is responsible for resonant operation
of the circuit. A better explanation of how ZVS mode is maintained by switching frequency adaption is in the IRF datasheets
(e.g. of IR2520), I think.
 

IR2520 to get zvs by frequency jetting.
 

phosphor_zhu said:
IR2520 to get zvs by frequency jetting.

frequency jetting? that is a new term to me. Can you explain?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top