Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Yet another Encounter Library Characterizer weirdness

Status
Not open for further replies.

ioztelcan

Newbie level 4
Newbie level 4
Joined
Apr 4, 2013
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,371
Hi,

After I got the .lib file from elc I realized that my output pins have no useful information about them, while the input pins seem fine. I get this in the .lib file:

...
}
pin(Y) {
direction : output;
output_signal_level : RAIL_VDD;
capacitance : 0;
rise_capacitance : 0;
fall_capacitance : 0;
rise_capacitance_range ( 0, 0) ;
fall_capacitance_range ( 0, 0) ;
max_capacitance : 0;
max_transition : 0;
}
dont_use : true;
dont_touch : true;
}
....

Any ideas about what might be wrong? Thanks in advance.

Ilker
 

Well this doesnt tell much, the problem will be with your setup. Try an inverter first and see if the timing .lib is fine and then proceed to complex cells. Any characterization tool takes to time to get familiar with.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top