Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xst:2677 - Error - URGENT

Status
Not open for further replies.

Zhane

Member level 5
Joined
Feb 2, 2008
Messages
89
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,876
xst:2677

argh... I'm getting alot of the following error when i tried to do synthesis

:Xst:2677 - Node <myRAM/Mram_mem1> of sequential type is unconnected in block <encoder>.

I got this error from myRam and many others... some kind people please helpme..



xxx is myRAM/Mram_mem1-128 of my memory and yyy is my encoder


module encoder(clk,rst);
parameter word_size = 128;
parameter addr_size = 5;

input clk;
input rst;
//
wire [addr_size -1:0] address;
wire [word_size -1:0] busRiscMem, busDctMem;
wire enDCT, wrRAM;
wire dctdone;


RAM myRAM(busRiscMem,address,busDctMem, wrRAM, clk);
DCT myDCT(busDctMem,dctdone,busRiscMem,enDCT,clk);
RISC_SPM myRISC(cmpError,enDCT,wrRAM,address,busRiscMem,dctdone,clk,rst);

endmodule



module RAM(data_out, address, data_in, write, clk);
parameter word_size = 128;
parameter memory_size = 32; // by right is 24, but since 2^5 = 32
parameter addr_size = 5;

output[word_size-1 : 0] data_out;
input [word_size-1 : 0] data_in;
input [addr_size-1 : 0] address;
input write, clk;

reg [word_size -1:0] mem [memory_size-1:0];

assign data_out = mem[address];

always @(posedge clk) begin
if (write)
mem[address] <= data_in;
end



endmodule
 

xst 2677

In your design I haven't find any output ports. If if there are no output ports the tool will remove all other unused modules from your design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top