xpower brings me the same results with changed design

Similar threads

• F

  [SOLVED] Lattice FPGA: issue solved after re-flashing the same binary

  • Started by flote21
  • Jan 6, 2024
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  What's the difference between RAM and ROM with a coe files in Xilinx FPGA?

  • Started by kevinwang65
  • Mar 11, 2024
  • Replies: 13

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  How can I run verilog code with data at a specific time in the past?

  • Started by alexis57
  • Jan 28, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  HELP ME WITH THIS ISSUE PLEASE. IT'S URGENT.

  • Started by Soh_bhat
  • Apr 1, 2023
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  synplify issue with xci import

  • Started by skyworld_cy
  • Feb 7, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design