Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

XilinxISE: Multiple designs in one project?

Status
Not open for further replies.

Delsian

Junior Member level 1
Joined
Jan 13, 2004
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Ukraine
Activity points
122
How I can describe different designs in Xilinx ISE project where all modules the same but one module is different? Is there any way to use "#define" and "#ifdef" in VHDL project?
 

Gunship

Member level 2
Joined
Dec 31, 2001
Messages
51
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
520
Delsian said:
How I can describe different designs in Xilinx ISE project where all modules the same but one module is different? Is there any way to use "#define" and "#ifdef" in VHDL project?

Depending on what you want to do, there is two ways to do it.

1. Use different model and use a configuration line. Currently ISE 6.3i
does not support different models within the same project. I mean if
you have two instantiation of the same entity. They have to be the same
model. But you can use different models for all of them. So if you want
, said instantiation 1 use model A and instantiation 2 use model B, you
are out of luck.

2. Use generic, for example

M_GEN: if <generic> = true generate

end generate M_GEN;

N_GEN: if <generic> = false generate

end generate N_GEN;

I use both methods depending on my needs. I like to use configuration
method but ISE has its limitations.

Hope this help.

Gunship
 

    Delsian

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top