Non AMP

Xilinx Platform Cable USB Protocol

Thread starter sigma
Start date Feb 23, 2010

Status: Not open for further replies.

Feb 23, 2010

#1

S

sigma

Member level 2

Hi,
Some details of USB protocol used by Xilinx USB cable is given here https://sourceforge.net/apps/mediawiki/urjtag/index.php?title=Cable_Xilinx_Platform_Cable_USB

Does any one know what request 0x42 is used for? It tries to read 8 bytes from the cable.

Someone with Xilinx USB cable can easily trace this using a USB tool like https://www.usblyzer.com/files/USBlyzer.zip .

Thank you for the help.

Status: Not open for further replies.

Similar threads

B
Xilinx Platform cable USB won't connect to ISE 14.7
- Started by Build-A-Burger
- Jan 29, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
N
usb host controller on fpga
- Started by nawel
- Oct 15, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
Z
Xilinx Foundation 1.3 (old) software - student edition anyone?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
S
Xilinx FPGA with Erased QR Code
- Started by strahd_von_zarovich
- Feb 3, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design