Xilinx Platform Cable: USB bus log needed

Thread starter sigma
Start date Dec 9, 2009

Status: Not open for further replies.

Dec 9, 2009

sigma

Member level 2

Hi,
I would appreciate if anyone can provide a USB bus log of Xilinx USB cable. Ideally I need the log for both the enumeration of the cable (i.e. when the cable is connected to the PC) and When programming a CPLD or FPGA.

Best way to capture the USB bus log is to use hardware USB Analyzer. Although USB log from software analyzers such as (https://www.usblyzer.com/files/USBlyzer.zip) would also be appreciated.

Thank you.

Status: Not open for further replies.

Similar threads

B
Xilinx Platform cable USB won't connect to ISE 14.7
- Started by Build-A-Burger
- Jan 29, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
N
usb host controller on fpga
- Started by nawel
- Oct 15, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
[SOLVED] A LIN bus question, any experts out here?
- Started by dpaul
- Jun 22, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Z
Xilinx Foundation 1.3 (old) software - student edition anyone?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design

Xilinx Platform Cable: USB bus log needed

sigma

Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency