Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx CPLD Byteblaster cable

Status
Not open for further replies.

banjo

Advanced Member level 2
Joined
Dec 24, 2005
Messages
651
Helped
127
Reputation
254
Reaction score
8
Trophy points
1,298
Activity points
8,064
using byteblaster with xilinx part

The manufacturer should have provided this info for you. From Xilinx, I do not think there was any standard pinout. Most of the cables directly from Xilinx can with flying leads rather than a set pinout. With their individual leads, you could bundle them into any pinout you wanted.

To figure this out for yourself, look at this schematic:
https://www.embeddedtronics.com/public/Electronics/xiprog/schematics/xiprog_schematic.pdf

This typically how the interface is done. Since Xilinx sets the pinout on the parallel port, you can easily determine which parallel port pin drives which JTAG line from the schematic. Then by comparing it to your device, you can determine their pinout.

---- Steve
 

    Wayward

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top