Xilinx 12.1 assign package pin

Similar threads

• M

  How do I assign decimal values in verilog?

  • Started by mahesh_namboodiri
  • Jan 31, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• B

  Quartus II 13.1 - Web Edition pin assign window question

  • Started by barnea10
  • Dec 28, 2022
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  What's the difference between RAM and ROM with a coe files in Xilinx FPGA?

  • Started by kevinwang65
  • Mar 11, 2024
  • Replies: 13

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  [SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?

  • Started by mhmert
  • Aug 17, 2023
  • Replies: 13

  PLD, SPLD, GAL, CPLD, FPGA Design
• Z

  Xilinx Foundation 1.3 (old) software - student edition anyone?

  • Started by Zag4cpld
  • Jun 5, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design