Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why vgs as large value for current mirror matching,small value for voltage matching?

Status
Not open for further replies.

jarillak

Junior Member level 1
Junior Member level 1
Joined
Dec 13, 2011
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,408
Hi.....

Can anyone explain these statements in detail?
In MOSFET device matching...

i)Why we keep vgs as large value for current mirror matching?
ii)Why we keep vgs as small value for voltage matching?

If any materials regarding this,pls let me know.
 

Hi ..
In current mirror circuit we should follow the vgs>vth . So we were keep a maximum value for vgs. But I do not know about voltage matching .
Can you explain about Voltage matching its more helpful for me
 

Hi Jarilak,

May I Know, You are asking about layout or schematic?

Regards,
Vijay
 

If you have a fixed area, you will have a particular mismatch on threshold voltages: dVth

i)Why we keep vgs as large value for current mirror matching?
In current mirror you want to have a large vgs to have a small gm as possible so the voltage mismatch dVth does not change the current that much (is like having a low gain transistor)

ii)Why we keep vgs as small value for voltage matching?
I am assuming here you are referencing to differential pairs. The dVth mismatch will always be present, no matter where you bias the transistors, however, having the largest gm possible by minimizing vgs, will lower the input referred threshold mismatches of the other transistors in the circuit.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top