Why the setup and hold time is necessary for flop?
I find some explaination that Clock path delay is less than Data path delay, so ther shuld be some setup time?
Plz tell me the device physics level definition? with suitable examples?
After all the flops too have transistors
so they take certain time to change from one logic level to the other
this time we give them in terms of setup and hold time