Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why the high current output is negative and low is positive in LVTTL?

Status
Not open for further replies.
dwep

dwep

Newbie level 5
Joined
Jul 15, 2008
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,334
The pic is about the FPGA of Xinlix ,I can not understand why the output high current is negtive,low is positive.(Values for VOL and VOH are guaranteed output voltages over the recommended operating conditions.)

Can anybody help me?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top