Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Why tap cells, End caps, Tie high/low cells are used in Physical Design flow?

Status
Not open for further replies.

alam4vlsi

Member level 1
Member level 1
Joined
Sep 12, 2013
Messages
40
Helped
8
Reputation
16
Reaction score
7
Trophy points
8
Visit site
Activity points
220
Why tap cells, End caps, Tie high/low cells are used in Physical Design flow?
 

tap cell is to connect subtrat to ground. Some std cell providers reduce the functional std cells by removing this subtrat connection and can claim there std cell are smaller.
tie high/low are to avoid a direct connection of power nets to transistor gate, which for some technology, could introduce ESD issue.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top