Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why set_driving_cell is required for clk port

Status
Not open for further replies.

kumaranurag21

Newbie level 5
Newbie level 5
Joined
Dec 25, 2008
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,339
Hi

When clock port is primary port of a block

Why do define appropriate driving cell with high drive strength?



Regards
Anurag
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top