Non AMP

Why nodes are unavailable?

Thread starter EDA_hg81
Start date Jul 25, 2009

Status: Not open for further replies.

Jul 25, 2009

#1

E

EDA_hg81

Advanced Member level 2

I am using Altera’s Signal tap to debug FPGA.

But why I can’t s find some signals?

Why those nodes are unavailable?

Thanks.

Jul 27, 2009

#2

S

shanmugaveld

Advanced Member level 4

have u synthesized the design atleast once?

Status: Not open for further replies.

Similar threads

A
Aliexpress FPGAs are reliable?
- Started by aminpix
- Dec 15, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
A
Why wont Quartus Prime detect my FPGA?
- Started by AstarothJx
- Oct 14, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
Why do digital designs often need multiple clock domains?
- Started by matrixofdynamism
- Aug 3, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
Z
[SOLVED] Why "The Memory Controller has one address channel?"
- Started by zzzhhh
- Jun 20, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
K
LPDDR4 RAM speed reduced by half when boards are separated
- Started by kakiitek
- Apr 23, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design