Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why is the circuit behaving so????

Status
Not open for further replies.

shaikss

Full Member level 4
Joined
Jun 18, 2007
Messages
229
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
3,319
Hi,

I used SPDT switch to enable/disable one of the topologies.
When I tried yesterday with single stage of rectifier topology, it was working fine.

Today, I simulated the similar concept with multi-stage rectifier for both topologies. I see some strange results.

Can you pls explain why there is change in behavior of signal?

In this zip file, 1.png is the waveform which I observed for the SPDT switch with no load.
multi_1.png is the plot when load (rectifiers) are present. multi_2.png is the circuit diagram of complete design and the last fig is the zoomed version of SPDT switch.


Request you to pls help me.
 

Attachments

  • multi.zip
    259.7 KB · Views: 60

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top