Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why Diffent Languages for Verification

Status
Not open for further replies.
K

kumaar

Newbie level 1
Joined
Jan 18, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
Hi all,

Why Different Languages for Verificatin.
 

Wat do u mean by diff langs of verification .. can u be more eloborate ..
suresh
 

hi,
differnt langauages for different people. end result is ultimately the same.
so we need to decide what is best for us.
 

language means not just a syntax.
it has its own properties.
some verification laungage supports random genaration ,some other support covarage.......

as the time goes on...new methodalagies are invented and we need new laungage to support this
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top