Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why Diffent Languages for Verification

Status
Not open for further replies.

kumaar

Newbie level 1
Joined
Jan 18, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
Hi all,

Why Different Languages for Verificatin.
 

research235

Full Member level 6
Joined
Mar 15, 2006
Messages
331
Helped
24
Reputation
48
Reaction score
6
Trophy points
1,298
Activity points
3,100
Wat do u mean by diff langs of verification .. can u be more eloborate ..
suresh
 

mssajwan

Full Member level 1
Joined
May 19, 2006
Messages
95
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,288
Location
Banaglore
Activity points
1,798
hi,
differnt langauages for different people. end result is ultimately the same.
so we need to decide what is best for us.
 

ankit12345

Banned
Joined
Dec 27, 2005
Messages
181
Helped
10
Reputation
20
Reaction score
4
Trophy points
1,298
Location
bangalore,India
Activity points
0
language means not just a syntax.
it has its own properties.
some verification laungage supports random genaration ,some other support covarage.......

as the time goes on...new methodalagies are invented and we need new laungage to support this
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top