agnil155
Newbie level 4

why currently verilog is hot language than vhdl ?
i heard,my friends who are working in front end design they are says that proj are all in verilog only today ? they are in the field of" ip cores "
i heard,my friends who are working in front end design they are says that proj are all in verilog only today ? they are in the field of" ip cores "