Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
a cmos circuit is constructed with pmos in pullup and nmos in pulldown operation.at any point of time in circuit operation both pmos and nmos are never in on state.only either pmos or nmos is in on state.so there is no shortcircuit path from VDD to GNd during operation .so there is no point of shortcircuit power consumption.that is why cmos circuit consumes low power
No doubts about it. Definitely both the devices will be on But the time for which they get on simultaneously is ver y very small, hundredth of second or even less (depends on many factors). When compared to other families, it is almost negligible. For this reason, its known as low power device.