Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why clock is having 50% duty cycle?..

Status
Not open for further replies.

Jack// ani

Advanced Member level 3
Joined
Dec 2, 2004
Messages
759
Helped
107
Reputation
222
Reaction score
58
Trophy points
1,308
Activity points
5,006
In what context...you are saying 50% duty cycle?? That is not a way to ask any question........
 

Sceadwian

Full Member level 3
Joined
Sep 25, 2005
Messages
174
Helped
15
Reputation
30
Reaction score
0
Trophy points
1,296
Activity points
3,588
Clock's have a 50% duty cycle because it gives a synchronized rising and falling edge of exactly double the base frequency. Most devices can run on clocks that have a duty cycle that is not 50% however the pulses may be too close together for some logic to detect.
For example a 1mhz clock at 10% duty cycle has a high pulse duration equivilant to a 20mhz clock at 50% duty cycle, and a low pulse duration equivilant to a 500khz clock at 50% duty cycle.
Hope this helps.
 

electronics_kumar

Advanced Member level 2
Joined
Nov 29, 2004
Messages
659
Helped
34
Reputation
68
Reaction score
9
Trophy points
1,298
Location
Tamilnadu
Activity points
5,552
kumar_eee said:
Why clock is having 50% duty cycle?..

K.Kumar
digital systems should use perfect square wave to indicate 1 and o's...
for a perfect square wave,the time period for positive pulse (Ton) should be equal to time period for negative pulse(Toff)...there exists a formula to calculate duty cycle(let it be T) T= Ton/(Ton+Toff)
if Ton is equal to Toff means after substition duty cycle will be 50%...
hope it helps...if this is not the answer u are looking ..then make me tom understand ur quastion by redefining it...
 

pankaj waghmare

Junior Member level 3
Joined
Mar 18, 2005
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,526
duty cycle is given by T= Ton/(Ton+Toff)
Clock's have a 50% duty cycle because it gives a synchronized rising and falling edge of exactly double the base frequency. synchronisation is the main reason
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top