Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

why 12 cycles latency?

Status
Not open for further replies.
W

wangyuxin

Junior Member level 3
Joined
Aug 20, 2005
Messages
28
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,478
a pipeline adc with "4+8*1.5+3",but the latency is 12 clock cycles? why?
 

Additional clock cycles can be necessary for digital correction circuit and output register.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top