Non AMP

Who implements IDE interface with CPLD?

Thread starter mYthorON
Start date Feb 17, 2003

Status: Not open for further replies.

Feb 17, 2003

#1

mYthorON

Member level 4

ide cpld

anybody can tell me some related information?
IDE spec documents or VHDL source code.
I hopt to implement ATA100 or 133

Feb 17, 2003

#2

D

dainis

Advanced Member level 4

cpld ide

h**p://w*w.opencores.org/projects/ata/

Status: Not open for further replies.

Similar threads

E
Difference between LPDDR4 single-rank and dual-rank with ECC interface
- Started by engr_joni_ee
- Mar 8, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
E
Why you think an FPGA/CPLD is better from MCU for interface and protocol bridging applications?
- Started by e-music
- Aug 1, 2022
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
S
synplify issue with xci import
- Started by skyworld_cy
- Feb 7, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
Have a timing problem with source synchronous DDR interface
- Started by ILIA KALISTRU
- Oct 8, 2022
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
A
Use interface signals as inout in systemverilog
- Started by antlhem
- Apr 1, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design