Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

who can tell me "$sign" system task ?

Status
Not open for further replies.

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
284
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,234
what's it's meaning ?

$sign(x) ,unsign(x).

I never have found the system task in my verilog book.

Is it a newer IEEE verilog standard syntax?
 

stevepre

Member level 4
Joined
May 10, 2001
Messages
78
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
595
verilog 2001.

for example, if you have a 4 bit value, lt's say, x=1111 (in binary)
if you use $signed(x), it will be -1
if you use $unsigned(x), it will be f in hex (15 in decimal)
 

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
284
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,234
Thanks ,where can I find a IEEE verilog 2001 standard?
 

sumit_techkgp

Full Member level 2
Joined
Apr 1, 2007
Messages
134
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
1,866
Wanna add something, these two tasks are synthesizable and very handy to use especially when u design DSP
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top