If both circuit descriptions are functionally equivalent (they should if describing the same logic), the synthesis tool will most likely end up with identical gate level circuits for both, respectively no speed difference.
There are a few cases where a synthesis tool has difficulties to find an optimal implementation for a behavioral or structural description. Explicitly specifying low level primitives might help, a structural description is still an abstraction from gate level.