Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

which parameter shortens PLL Locking Time?

Status
Not open for further replies.

watertreader

Full Member level 3
Joined
Dec 2, 2005
Messages
174
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,296
Activity points
2,560
Faster PLL Locking Time

Hi,

If I am building a PLL to lock on to a shifting signal around the range of 160Mhz, I would like to achieve a faster lock time... what is the parameter I can tweak to achieve this?

Can I simply increase the frequency resolution? meaning smaller channel BW

Thanks

regards
 

LvW

Advanced Member level 5
Joined
May 7, 2008
Messages
5,835
Helped
1,740
Reputation
3,484
Reaction score
1,340
Trophy points
1,393
Location
Germany
Activity points
39,236
Re: Faster PLL Locking Time

Increase loop gain thereby decreasing the natural frequency of the loop.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top