Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Which is the correct answer?....

Status
Not open for further replies.

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,676
Consider a two-level memory hierarchy system M1 & M2. M1 is accessed first and on miss M2 is accessed. The access of M1 is 2 nanoseconds and the miss penalty (the time to get the data from M2 in case of a miss) is 100 nanoseconds. The probability that a valid data is found in M1 is 0.97. The average memory access time is:

a) 4.94 nanoseconds

b) 3.06 nanoseconds

c) 5.00 nanoseconds

d) 5.06 nanoseconds
 

eecs4ever

Full Member level 3
Joined
Jan 31, 2006
Messages
176
Helped
28
Reputation
56
Reaction score
10
Trophy points
1,298
Location
Analog Environment
Activity points
2,838
c) 5.0 nanoseconds

E(AccessTime) = AccessTime given a hit * Pr(hit)
+ AccessTime given a miss * Pr(miss).


Pr (hit) = 0.97
Pr (miss) = 1- 0.97 = 0.03
 

Davood Amerion

Advanced Member level 2
Joined
Mar 1, 2005
Messages
579
Helped
116
Reputation
232
Reaction score
24
Trophy points
1,298
Location
Persia
Activity points
6,345
average access time= T (M1) + P(miss)* T(M2)
= 2nS + 0.03*100= 5 nS

Added after 1 seconds:

average access time= T (M1) + P(miss)* T(M2)
= 2nS + 0.03*100= 5 nS
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top