which is preferable for pci express DMA , Axi stream or axi 4 protocol ?

Similar threads

• A

  implementing SCCB with AXI I2C

  • Started by aminpix
  • Jun 13, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  I2C in PS of Zynq without AXI

  • Started by aminpix
  • May 4, 2023
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design
• Change baudrate AXI UART16550

  • Started by arminb73
  • Jan 18, 2022
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• [SOLVED] AXI burst writes - how is it done by embedded sw developers or what does it mean from the sw point of view?

  • Started by dpaul
  • Jun 1, 2022
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design
• [SOLVED] Xilinx IP Core with native data in and AXI bus data out

  • Started by FlyingDutch
  • Jun 13, 2022
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design