where can i find the solution

Similar threads

• B

  Can't find definition of decap cells on the .lib file.

  • Started by bidhanpoudel
  • Apr 10, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• E

  [SOLVED] In backend , in which case, I can use the don't use cell ?

  • Started by EDA_beginner0
  • Thursday at 9:59 AM
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• How can I find the maximum frequency of my FIR filter in "Design vision"?

  • Started by mohamis288
  • Feb 28, 2023
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• C

  [SOLVED] Where is peak power on Dhrystone Gate Level Simulation?

  • Started by coshy
  • Mar 7, 2024
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• S

  How can I apply my patterns to iscas'89 circuit ?

  • Started by sicetn
  • Dec 15, 2023
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)