Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Where can I find info about cascading the inverters for four stages?

Status
Not open for further replies.
inverter sizing

Yes,
I'm working on.You have only to respect the 1/k rule.
 

Re: inverter sizing

Read page 216 - 217 of "CMOS Circuit Design , Layout and Simulation" By Baker , Li , and Boyce.

Sizing for Large Capacitive Loads

It talks about area of each inverter chain and the consideration of minimum delay
 

inverter sizing

Hi all,
Yes gelo for the first edition of the book,
Page 344 of the second edition.
Rgds
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top