Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

When developing a part with allegro,2 problems

Status
Not open for further replies.
E

Eric.Lee

Junior Member level 1
Joined
Aug 9, 2007
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,409
pdv_170

1. there is a pdv_170 warning :Cell 'sd1800a_fg676' : Pins IO_LO1P_2/M1,IO_LO1N_2/M0,IO_LO2P_2/M2,IO_LO2N_2/CSO_B,IO_L25N_1,IO_L26N_1,IO_L27N_1,IO_L29N_1,IO_L44N_1,IO_L25P_1,IO_L26P_1,IO_L27P_1,IO_L29P_1,IO_L44P_1,IO_L31N_1_TRDY1/RHCLK3,IO_L49P_0,IO_L50P_0,IO_L49N_0,IO_L50N_0 are not present in any of the packages or symbols. How to dismiss it, and Does it get any affection to design?
2.I placed a global pin GND, it only display one pin only in symbol, how could i make all pins shown?

Thanks a lot.

Regards, Eric
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top