Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What's the meaning of Vsig?

Status
Not open for further replies.

FredXu

Newbie level 5
Joined
Feb 2, 2009
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,344
There is a Vsig parameter in a HSTL I/O(1.5v) description as below:
The Vsig parameter for this I/O ranges from .20-.70v.

What's the meaning of Vsig?
 

The JEDEC HSTL 1.5 standard document can be found here:

https://www.jedec.org/download/search/jesd8-6.pdf

I didn't see anything directly referencing Vsig. Perhaps the spec you are referring to concerns one of the hysterysis thresholds such as Vil (ac) etc. Or perhaps the DC differential input voltage range?

Can you point out the document you are referring to?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top