Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what's the "logical tie-off cells" in soc encounte

Status
Not open for further replies.

armardu

Member level 1
Joined
Oct 6, 2007
Messages
36
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,477
design tie-off cell

what's the "logical tie-off cells" in soc encounter? plz help me(detail ...)
 

au_sun

Full Member level 2
Joined
Aug 5, 2004
Messages
147
Helped
15
Reputation
30
Reaction score
4
Trophy points
1,298
Activity points
1,184
tie off cell

Tie-off cells provide ESD protected logic levels '1' and '0' to be used for connecting transistor gates.

the transistor gates in a design may be required to connect logic '1' and logic '0' permanently, ie VDD and VSS logic levels,
It is usually tapped from near by Power lines.

But to ensure the Transistor gate recieves only ESD protected signal, the Tie-off cells are placed between these gates and power line.

These cells are part of standard cell library.
soc encounter has the option for connecting Tie-off cells to the design.
 

phutanesv

Full Member level 3
Joined
Apr 26, 2007
Messages
151
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Activity points
2,233
Re: what's the "logical tie-off cells" in soc enco

Dear Dude,

This is also termed as Tie high cells (which is tied to Vdd 5v always)

and Tie low cells( Which will be always tied to VSS or 0V always)


The gate of transistor may turn on or turn –off due to power and ground bounce. Due to this problem occurs. So if a gate has to turn on only on VDD it must be brought near Pcells. This is called Tie_high
similarly

if a gate has to turn off only on Vss it must be brought near N_cells. This is called Tie_low. This Pcells and Ncells are a part of Standard cell library.

Enjoy
phutane
 

pratap_v

Member level 4
Joined
Jan 6, 2007
Messages
71
Helped
10
Reputation
20
Reaction score
7
Trophy points
1,288
Activity points
1,688
Re: what's the "logical tie-off cells" in soc enco

can you explain me what are pcells and ncells you are talking about?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top