Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What's the definition of bufferable and cacheable in AMBA?

Status
Not open for further replies.

xysafety

Member level 5
Joined
Jan 13, 2005
Messages
88
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,288
Activity points
629
cacheable bufferable

Hi all,

Who can kindly tell me the details of bufferable and cacheable in AMBA bus?

When a slave meet the bufferable or cacheable signal, how will it responds to that?

Thanks.
 

bufferable

There is nothing much to know with respect to this!! but if it is a bufferable it specifies that the final destination of the the current transfer can be delayed (for example if final destination is to some usb or network from the processor it can be delayed to perform appropriate transfers.

And suppose if it is a cacheable then the transaction when it has reached to the final destination need not match with the initial transfer started by the processor/Master. The data can also be mixed with from different transactions to form a packet(this mix may be used to form a packet/frame) accordingly.

not all master's(ahb) will support this kind of transfers, here slave can use the transfers accordingly.


Thanks & Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top