Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what's settling time?

Status
Not open for further replies.

ry257

Newbie level 3
Joined
Sep 20, 2007
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,311
hi,all

who can tell me "what is settling time in opamp"?
"and the relation in settling time,SR,GW,PH."
by the way ,where can i find a detailed introduction on the internet?

meanwhile ,i am designing an opamp that is used in a sigma-delta ADC.and the demanding settling time is 50n.But i am not quite clear about this concept.
 

cliffj

Member level 3
Joined
Mar 22, 2004
Messages
55
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
533
Time for your opamp to settle down within a specified output range(accuracy), usually within 0.1% error. You can refer to the attached document
 

vlsi_iitkgp

Newbie level 2
Joined
Nov 3, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
ry257 said:
hi,all

who can tell me "what is settling time in opamp"?
"and the relation in settling time,SR,GW,PH."
by the way ,where can i find a detailed introduction on the internet?

meanwhile ,i am designing an opamp that is used in a sigma-delta ADC.and the demanding settling time is 50n.But i am not quite clear about this concept.


Settling time is minimum time an opamp takes to settle down the output (to a % accuracy) after a step response (usually) is input.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top