Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What will it be if one GND pin of my FPGA is disconnected???

Status
Not open for further replies.

zcq

Advanced Member level 4
Joined
Jul 14, 2001
Messages
102
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
619
The FPGA is xilinx's XCV2000.

Thx!
 

ZmGor

Member level 1
Joined
Feb 21, 2002
Messages
34
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
190
Re: What will it be if one GND pin of my FPGA is disconnecte

zcq said:
The FPGA is xilinx's XCV2000.
On frequencies less than 50 MHz anything terrible will not take place.
If it GND I/O pin, can the level of a signal will decrease during front.
 

igorz

Junior Member level 1
Joined
Mar 30, 2002
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
112
GND pins are connected inside FPGA with mutual impedance of no more then several Ohms and with some parasitic inductance.

When one or more GND pins are disconnected, it will slightly increase FPGA's GND plane resistance (which is of a little importance in most cases) and plane inductance (which can increase ground bounce for fast output drivers in some situations).
 

mariaR

Advanced Member level 4
Joined
Feb 28, 2003
Messages
110
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
697
It's interesting question! the GND pin was there for a reason. The fist thing I know is the chip will have degrade performance. In CMOS we need path to VCC for the pull up and GND for pull down. If one of the ground pin was disconnect, the pull down resistance will be higher and it wook make a lower transition on falling edge. In general, the propagiation delay will be longer.. It may not affect if your design is working in a very low frequency than the chip's spec, but in general, it will give you a failure
 

mami_hacky

Full Member level 6
Joined
Mar 28, 2002
Messages
337
Helped
18
Reputation
36
Reaction score
11
Trophy points
1,298
Location
Some where
Activity points
3,428
Once I saw a schematic for one of Xilinx FPGAs, GND pins were connected to each other with a ring inside FPGA.
Any how In Virtex-II data sheet there is a limitation for maximum simultenous output switching. This value is defined due to number of VCC , GND pins, e.g. for each VCC and GND pin you can have only 12 simultaneous output switching pins (of course for a special signaling standard and drive strength) . may be, this shows that the correct connection of each GND pin to real ground is some thing important.
 

delay

Full Member level 4
Joined
Jun 11, 2004
Messages
207
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Location
Van Allen Belt
Activity points
2,221
Re: What will it be if one GND pin of my FPGA is disconnecte

The FPGA will probably work because there is ample ground on other pins.
Internally similar ground pins are connected anyway. However, system won't be robust enough and susceptible to noise.

delay (delayed by technology)
 

jay_ec_engg

Full Member level 3
Joined
Jun 19, 2004
Messages
155
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Location
India
Activity points
1,581
Re: What will it be if one GND pin of my FPGA is disconnecte

Your chip will work anyway...
not 100% but....some I/O will not work properly... or if it will work then it will be noisy......
there will be many GND and VCC pins .. these gnd and VCC will be the core voltage of the chip. and some are for I/O voltage....
So it that GND will be related to I/O bank then those I/O wont work... otherwise chip will work nicely..

Jay
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top