Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can also look at the minimum and maximum input voltage that your divider can handle before it stops dividing properly. In addition, you can also change the input rise/fall times to see what the maximum rise/fall time your divider can handle before it starts failing jitter spec or stops dividing properly. In relation to your jitter, you can simulate phase noise and get a print out of what your dominant noise sources will be in your divider design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.