what the DFT rule mean???

Status
Not open for further replies.

xiongdh

Member level 4
Joined
Jul 18, 2002
Messages
76
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
china mainland
Activity points
682
R 10.4.6 Do not allow LSSD latch stages to receive inputs in either the data path or scan path from a Mux-D Flip-Flop in the same phase
Certification requirement: ATPG DRC clean.
R 10.4.7 Do not allow Mux-D Flip-Flops to receive inputs in either the data path or scan path from a LSSD latch in the same phase
Certification requirement: ATPG DRC clean.

can some one explain why???
 

If latch and flip-flop in the same block and scan is inserted for DFT. Can the two elements be in the same chain?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…