Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What th library in Synopsys Design Compiler can I use for Embedded Deterministic Test

Status
Not open for further replies.

rockauthur

Newbie level 1
Newbie level 1
Joined
Feb 27, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,288
I used DFTAdvisor of Mentor to insert Scan Chains, and created & insert EDT ( Embedded Deterministic Test ) logic by using Tessent TestKompress of Mentor. The library used for those steps is adk.atpg. The next step is synthesizing the EDT logic by using Design Compiler of Synopsys, the problem is I cannot find appropriate Synopsys libraries to do this step. I tried saed90nm.db and tsmc025.db/tsmc018.db, but both of them have not some gates. I posted those warning by DC. Anybody can give me some advises for choosing libraries or other methods to do this work. Thanks.
 

Attachments

  • Messages Image(1978945056).png
    Messages Image(1978945056).png
    335.8 KB · Views: 68

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top